Portal Home > Electrical > APFC Capacitor Bank Sizing
Tool 3: Power Quality & Energy Efficiency

APFC Capacitor Bank kVAR Sizing & Surcharge Screening

Computes required capacitive reactive compensation to elevate operating power factor, recommends standard modular stepping, calculates billing kVA demand reduction, and estimates indicative Discom penalty avoidance.

✔ 1. Formula Verified → ⚡ 2. Engineering Screening → 📐 3. Standards Referenced (IS 13340) → ⚖ 4. Engineer Review Required
⚙ Load & Power Factor Inputs
kW
cos φ₁
cos φ₂
Target 0.98–0.99 lag to avoid utility leading PF penalty surcharges.
kWh
₹ / kWh
📊 APFC Sizing Sheet
IS 13340 Model
Recommended APFC Capacitor Bank
350 kVAR
Exact Net Reactive Deficit: 329.89 kVAR
Billing kVA Demand Relief
135.98 kVA
415V Secondary Current Relief
189.17 A
Indicative Avoided Low-PF Surcharge
₹ 1,35,000 / month
💬 Get Custom APFC Panel Quotation on WhatsApp

Governing Standards & Harmonic Design Advisory

Standards & Tariff Framework

  • IS 13340 (Part 1: 1993): Specifications for Shunt Capacitors for AC Power Systems.
  • Tariff Savings Classification: Rupee savings represent an indicative screening estimate based on typical two-part industrial tariff schedules (e.g. PSPCL Large Supply tariff conditions). Actual savings depend on billing mechanism (kWh with PF surcharge vs kVAh direct billing).

Harmonic Resonance & Reactor Advisory

Where significant non-linear loading or harmonic distortion is present (VFDs, rectifiers, induction heating), a harmonic/resonance assessment should be performed. Series detuned reactors (e.g. 5.67%, 7%, or 14%) may be required based on the resulting study to prevent harmonic resonance. Overcompensation into leading power factor must be avoided.

Q_req = P_kW × [tan(arccos(pf_1)) - tan(arccos(pf_2))]
ΔS = (P_kW / pf_1) - (P_kW / pf_2) [kVA]
ΔI_415V = (ΔS × 1000) / (√3 × 415) [A]
⚖ Statutory Notice & Engineering Disclaimer (Tier D Integration)

This calculation provides preliminary engineering screening. Project-specific APFC panel manufacturing requires verification of background harmonic distortion, capacitor voltage withstand ratings (440V/480V/525V), controller C/k ratio, and automatic step sequencing by a qualified electrical engineer.